



p–n Junction

- ► 3.1 THERMAL EQUILIBRIUM CONDITION
- **3.2 DEPLETION REGION**
- > 3.3 DEPLETION CAPACITANCE
- ➡ > 3.4 CURRENT-VOLTAGE CHARACTERISTICS
 - ► 3.5 CHARGE STORAGE AND TRANSIENT BEHAVIOR
 - **3.6 JUNCTION BREAKDOWN**
 - ► 3.7 HETEROJUNCTION
 - SUMMARY

3.5 CHARGE STORAGE AND TRANSIENT BEHAVIOR

Under forward bias, electrons are injected from the n-region into the p-region and

holes are injected from the p-region into the n-region.

Once injected across the junction, the minority carriers recombine with the majority

carriers and decay exponentially with distance, as shown in Fig. 15a.

These minority-carrier distributions lead to current flow and to charge storage in the

p–n junction.



Fig. 15 Injected minority carrier distribution and electron and hole currents. (*a*) Forward bias. (*b*) Reverse bias. The figure illustrates idealized currents. In practical devices, the currents are not constant across the space charge layer.

4

UWe consider the stored charge, its effect on junction capacitance, and the transient

behavior of the p-n junction due to sudden changes of bias.

3.5.1 Minority-Carrier Storage

The charge of injected minority carriers per unit area stored in the neutral *n*-region

can be found by integrating the excess holes in the neutral region, shown as the

shaded area in the middle of Fig. 15*a*, using Eq. 51:

$$p_n - p_{no} = -p_{no} \left(e^{qV/kT} - 1 \right) e^{(x - x_n)/L_p},$$

5

(51)

$$Q_{p} = q \int_{x_{n}}^{\infty} (p_{n} - p_{no}) dx$$

= $q \int_{x_{n}}^{\infty} p_{no} (e^{qV/kT} - 1) e^{(x - x_{n})/L_{p}} dx$
= $q L_{p} p_{no} (e^{qV/kT} - 1).$ (75)

 L_p is the average distance of a hole diffusion before recombining.

The stored charge can be regarded as the hole diffusion with an average distance of

 L_p away from the boundary of the depletion region.

The number of stored minority carriers depends on both the diffusion length and the

charge density at the boundary of the depletion region.

A similar expression can be obtained for the stored electrons in the neutral *p*-region.

U We can express the stored charge in terms of the injected current.

From Eqs. 52 and 75, we have

$$J_{p}(x_{n}) = -qD_{p}\frac{dp_{n}}{dx}\Big|_{x_{n}} = \frac{qD_{p}p_{no}}{L_{p}}(e^{qV/kT} - 1).$$

(52)

$$Q_p = \frac{L_p^2}{D_p} J_p(x_n) = \tau_p J_p(x_n).$$

$$(76)$$

The average lifetime of holes in n-side is τ_p .

Thus, the stored charges Q_p must be replenished (دوباره پر شدن) every T_p seconds.
بعبارتی بعد از گذشت طول عمر حفره، حفره های دیگری باید از P به N دیفیوژ می شوند تا فرآیند تداوم جریان برقرار باشد
Equation 76 states that the amount of stored charge depends on the current and

lifetime of the minority carriers.



For an ideal abrupt silicon p^+-n junction with $N_D = 8 \times 10^{15}$ cm⁻³, calculate the stored

minority carriers per <u>unit area</u> in the neutral *n*-region when a forward bias of 1V is

applied. The diffusion length of the holes is $5 \mu m.(T=300K)$

$$Q_{p} = qL_{p} p_{no} \left(e^{qV/kT} - 1 \right).$$

$$p_{po} n_{po} = n_{i}^{2} \qquad p_{no} n_{no} = n_{i}^{2}$$

$$n_{i} = 9.65 \times 10^{9}$$

$$n_{no} = N_{D} \qquad p_{po} = N_{A}$$

(75)

3.5.2 Diffusion Capacitance

The depletion-layer capacitance considered previously accounts for most of the

junction capacitance when the junction is reverse biased.

When the junction is forward biased, there is an additional significant contribution

to junction capacitance from the rearrangement of the stored charges in the neutral

regions.

This is called the *diffusion capacitance*, denoted C_d , a term derived from the ideal-

diode case in which minority carriers move across the neutral region by diffusion.

The diffusion capacitance of the stored holes in the neutral n-region is obtained by

applying the definition

 $C_d \equiv AdQ_p / dV$ to Eq. 75: مدر واقع این همان تعریف عمومی ظرفیت است و dQ به این خاطر در A ضرب شده است که dQ جار واحد سطح است.

$$C_{d} = \frac{Aq^{2}L_{p}p_{no}}{kT}e^{qV/kT},$$

where A is the device cross-section area.

 \Box We may add the contribution to C_d of the stored electrons in the neutral *p*-region in

cases of significant storage.

(`/`/)

□ For a p^+-n junction, however, $n_{po} << p_{no}$, and the contribution to C_d of the stored

electrons becomes insignificant. توضيح در اسلايد بعدى

Under reverse bias (i.e., V is negative), Eq. 77 shows that C_d is inconsequential (\downarrow

اهميت)because of negligible minority-carrier storage.

 \Box In many applications we prefer to represent a *p*-*n* junction by an equivalent circuit.

 \Box In addition to diffusion capacitance C_d and depletion capacitance C_i , we must

include conductance to account for the current through the device.

In the ideal diode the conductance can be obtained from Eq. 55:

Y. No (Pp >> nn) L (NA>> ND) in pt-n in the ازطری سام حانون: $\begin{cases} P_{P.} n_{P.} = n_{i}^{r} \qquad , \qquad \\ P_{n.} n_{n.} = n_{i}^{r} \\ = \right) P_{P.} = \frac{n_{i}^{r}}{n_{P.}} \qquad \qquad \\ \end{cases} \begin{pmatrix} P_{n.} n_{n.} = n_{i}^{r} \\ n_{n.} = \frac{n_{i}^{r}}{P_{n.}} \\ \end{pmatrix} \begin{pmatrix} P_{n.} n_{n.} = n_{i}^{r} \\ P_{n.} \end{pmatrix} \begin{pmatrix}$ $(1,r,r) \longrightarrow \frac{n_i^r}{n_p} \gg \frac{n_i^r}{P_n} \longrightarrow P_n \gg n_p$ برون ابتات فوق هم م توان را مطم فوق را مصيد زيرا در يبويد ٢- م حيرن حيالى حفز مادر P لرحيت الكرون، در N حينى بركرات مفلق ال مر بد لك معداد زياد حفزه ها درطرف P حامله ما العير يعني الكترونية (٩٣) بدين احمال بازتركيب با هفره ها كاهتى يابد . الي كاهت درمعايد با كاهت حفره ما در طرف له که معداد استرونها درانجا حنلی زیاد سن منبی زیاداست

13

$$J = J_p(x_n) + J_n(-x_p) = J_s(e^{qV/kT} - 1),$$

$$G = \frac{AdJ}{dV} = \frac{qA}{kT}J_s e^{qV/kT} = \frac{qA}{kT}(J + J_s) \cong \frac{qI}{kT}.$$
(55)
(78)

در واقع AdJ همان dl هستش و جریان بر ولتاژ، معکوس مقاومت یا همان رسانش است. قسمت ماقبل آخر را از رابطه ۵۵ بدست آورده یعنی _J را به داخل پرانتز ضرب کرده و حاصلضرب _J در جمله نمایی را برابر J+ J نوشته است.

 \Box The diode equivalent circuit is shown in Fig. 19, where C_i stands for the total

$$C_j = \frac{\varepsilon_s}{W} \quad F / cm^2.$$



Fig. 19 Small-signal equivalent circuit of a p-n junction.

For low-voltage, sinusoidal excitation of a diode that is biased quiescently(آرام)

(i.e., at dc), the circuit shown in Fig. 19 provides adequate accuracy.

Therefore, we refer to it as the diode small-signal equivalent circuit.